Regarding system reuse the methods and tools for exchanging system design data and know how within companies are ad hoc and insufficient the means available inside companies being already insufficient there are actually no ways of exchanging between companies. Reuse at different levels the ip reuse at current rtl level not only has some issues associated with ip integration but also limits the scope of ip reuse from a system design perspective higher productivity gains may be achieved by taking the ip reuse to higher abstraction levels. Mikhail baklashov arm inc sunnyvale ca usa abstract this paper describes a new approach for chip design and system level integration a hierarchical rtl context preserving insertion and connectivity methodology has been further implemented in eda tool chip ip integrator. System level design model with reuse of system ip edited by patrizia cavalloro itatel spa milan italy christophe gendarme alcatel bell antwerp belgium. System level design model with reuse of system ip author patrizia cavalloro isbn 9780306487330 providing a framework for assessing and developing system design practices that observe and utilise reuse of system design know how the know how accumulated in the companies represents an intellectual asset or property ip
How it works:
1. Register a Free 1 month Trial Account.
2. Download as many books as you like ( Personal use )
3. No Commitment. Cancel anytime.
4. Join Over 100.000 Happy Readers.
5. That's it. What you waiting for? Sign Up and Get Your Books.